

## LP3879

# Micropower 800mA Low Noise "Ceramic Stable" Voltage Regulator for Low Voltage Applications

### General Description

The LP3879 is a 800 mA fixed-output voltage regulator designed to provide high performance and low noise in applications requiring output voltages between 1.0V and 1.2V.

Using an optimized VIP™ (Vertically Integrated PNP) process, the LP3879 delivers superior performance:

**Ground Pin Current:** Typically 5.5 mA @ 800 mA load, and 200 µA @ 100 µA load.

**Low Power Shutdown:** The LP3879 draws less than 10 µA quiescent current when shutdown pin is pulled low.

**Precision Output:** Guaranteed output voltage accuracy is 1% at room temperature.

**Low Noise:** Broadband output noise is only 18 µV (typical) with 10 nF bypass capacitor.


### Features

- Standard output voltage: 1.00V, 1.20V
- Custom voltages available from 1.0V to 1.2V (50 mV increments)
- Input voltage: 2.5 to 6V
- 1% initial output accuracy
- Designed for use with low ESR ceramic capacitors
- Very low output noise
- Sense option improves load regulation
- 8 Lead PSOP and LLP surface mount packages
- <10 µA quiescent current in shutdown
- Low ground pin current at all loads
- High peak current capability
- Over-temperature/over-current protection
- -40°C to +125°C junction temperature range

### Applications

- ASIC Power Supplies In:
  - Desktops, Notebooks and Graphic Cards
  - Set Top Boxes, Printers and Copiers
- DSP and FPGA Power Supplies
- SMPS Post-Regulator
- Medical Instrumentation



### Basic Application Circuit



\*Capacitance values shown are minimum required to assure stability. Larger output capacitor provides improved dynamic response. Output capacitor must meet ESR requirements (see Application Information).

\*\*The Shutdown pin must be actively terminated (see Application Information). Tie to INPUT (Pin 4) if not used.

## Connection Diagrams



## Ordering Information

**TABLE 1. Package Marking and Ordering Information**

Output Voltage	Grade	Order Information	Supplied as:
1.00	STD	LP3879MR-1.0	95 Units per Rail
1.00	STD	LP3879MRX-1.0	2500 Units on Tape and Reel
1.00	STD	LP3879SD-1.0	1000 Units on Tape and Reel
1.00	STD	LP3879SDX-1.0	4500 Units on Tape and Reel
1.20	STD	LP3879MR-1.2	95 Units per Rail
1.20	STD	LP3879MRX-1.2	2500 Units on Tape and Reel
1.20	STD	LP3879SD-1.2	1000 Units on Tape and Reel
1.20	STD	LP3879SDX-1.2	4500 Units on Tape and Reel

## Pin Descriptions

Pin	Name	Function
1	BYPASS	The capacitor connected between BYPASS and GROUND lowers output noise voltage level and is required for loop stability.
2	N/C	DO NOT CONNECT. This pin is used for post package test and must be left floating.
3	GROUND	Device ground.
4	INPUT	Input source voltage.
5	OUTPUT	Regulated output voltage.
6	SENSE	Remote Sense. Tie directly to output or remotely at point of load for best regulation.
7	N/C	No internal connection.
8	SHUTDOWN	Output is enabled above turn-on threshold voltage. Pull down to turn off regulator output.
PSOP, LLP DAP	SUBSTRATE GROUND	The exposed die attach pad should be connected to a thermal pad at ground potential. For additional information on using National Semiconductor's Non Pull Back LLP package, please refer to LLP application note AN-1187

### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature Range	-65°C to +150°C
Operating Junction Temperature Range	-40°C to +125°C
Lead Temperature (Soldering, 5 seconds)	260°C
ESD Rating (Note 2)	2 kV
Shutdown Pin	1kV

Power Dissipation (Note 3)	Internally Limited
Input Supply Voltage (Survival)	-0.3V to +16V
Input Supply Voltage (Typical Operating)	2.5V to +6V
SENSE Pin	-0.3V to +6V
Output Voltage (Survival) (Note 4)	-0.3V to +6V
I <sub>OUT</sub> (Survival)	Short Circuit Protected
Input-Output Voltage (Survival) (Note 5)	-0.3V to +16V

### Electrical Characteristics

Limits in standard typeface are for T<sub>J</sub> = 25°C, and limits in **boldface type** apply over the temperature range of -40°C to 125°C. Limits are guaranteed through design, testing, or correlation. The limits are used to calculate National's Average Outgoing Quality Level (AOQL). Unless otherwise specified: V<sub>IN</sub> = 3.0V, V<sub>OUT</sub> = 1V, I<sub>L</sub> = 1 mA, C<sub>OUT</sub> = 10 μF, C<sub>IN</sub> = 4.7 μF, V<sub>S/D</sub> = 2V, C<sub>BYPASS</sub> = 10 nF.

Symbol	Parameter	Conditions	Min (Note 6)	Typical (Note 7)	Max (Note 6)	Units
V <sub>O</sub>	Output Voltage Tolerance		-1.0	1.00	1.0	%V <sub>nom</sub>
		1 mA ≤ I <sub>L</sub> ≤ 800 mA 3.0V ≤ V <sub>IN</sub> ≤ 6V	-2.0 <b>-3.0</b>	1.00	2.0 <b>3.0</b>	
$\frac{\Delta V_{OUT}}{\Delta V_{IN}}$	Output Voltage Line Regulation	3.0V ≤ V <sub>IN</sub> ≤ 6V		0.007	0.014 <b>0.032</b>	%/V
V <sub>IN</sub> (min)	Minimum Input Voltage Required To Maintain Output Regulation	I <sub>L</sub> = 800 mA V <sub>OUT</sub> ≥ V <sub>OUT(NOM)</sub> - 1%		2.5	<b>3.1</b>	V
		I <sub>L</sub> = 800 mA V <sub>OUT</sub> ≥ V <sub>OUT(NOM)</sub> - 1% 0 ≤ T <sub>J</sub> ≤ 125°C		2.5	<b>2.8</b>	
		I <sub>L</sub> = 750 mA V <sub>OUT</sub> ≥ V <sub>OUT(NOM)</sub> - 1%		2.5	<b>3.0</b>	
I <sub>GND</sub>	Ground Pin Current	I <sub>L</sub> = 100 μA		200	250 <b>275</b>	μA
		I <sub>L</sub> = 200 mA		1.5	2 <b>3.3</b>	mA
		I <sub>L</sub> = 800 mA		5.5	8.5 <b>15</b>	
I <sub>O</sub> (PK)	Peak Output Current	V <sub>OUT</sub> ≥ V <sub>OUT(NOM)</sub> - 5%		1200		mA
I <sub>O</sub> (MAX)	Short Circuit Current	R <sub>L</sub> = 0 (Steady State)		1400		
e <sub>n</sub>	Output Noise Voltage (RMS)	BW = 100 Hz to 100 kHz C <sub>BYPASS</sub> = 10 nF		18		μV(RMS)
$\frac{\Delta V_{OUT}}{\Delta V_{IN}}$	Ripple Rejection	f = 1 kHz		60		dB

## Electrical Characteristics (Continued)

Limits in standard typeface are for  $T_J = 25^\circ\text{C}$ , and limits in **boldface type** apply over the temperature range of  $-40^\circ\text{C}$  to  $125^\circ\text{C}$ . Limits are guaranteed through design, testing, or correlation. The limits are used to calculate National's Average Outgoing Quality Level (AOQL). Unless otherwise specified:  $V_{IN} = 3.0\text{V}$ ,  $V_{OUT} = 1\text{V}$ ,  $I_L = 1\text{ mA}$ ,  $C_{OUT} = 10\ \mu\text{F}$ ,  $C_{IN} = 4.7\ \mu\text{F}$ ,  $V_{S/D} = 2\text{V}$ ,  $C_{BYPASS} = 10\ \text{nF}$ .

Symbol	Parameter	Conditions	Min (Note 6)	Typical (Note 7)	Max (Note 6)	Units
<b>SHUTDOWN INPUT</b>						
$V_{S/D}$	S/D Input Voltage	$V_H = \text{Output ON}$		1.4	<b>1.6</b>	V
		$V_L = \text{Output OFF}$ $I_{IN} \leq 10\ \mu\text{A}$	<b>0.1</b>	0.50		
		$V_{OUT} \leq 10\ \text{mV}$ $I_{IN} \leq 50\ \mu\text{A}$		0.6		
$I_{S/D}$	S/D Input Current	$V_{S/D} = 0$		0.02	<b>-1</b>	$\mu\text{A}$
		$V_{S/D} = 5\text{V}$		5	<b>15</b>	

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device outside of its rated operating conditions.

**Note 2:** ESD testing was performed using Human Body Model, a 100 pF capacitor discharged through a 1.5 k $\Omega$  resistor.

**Note 3:** The maximum allowable power dissipation is a function of the maximum junction temperature,  $T_J(\text{MAX})$ , the junction-to-ambient thermal resistance,  $\theta_{J-A}$ , and the ambient temperature,  $T_A$ . The maximum allowable power dissipation at any ambient temperature is calculated using:

$$P(\text{MAX}) = \frac{T_J(\text{MAX}) - T_A}{\theta_{J-A}}$$

The value of  $\theta_{J-A}$  for the LLP (SD) and PSOP (MRA) packages are specifically dependent on PCB trace area, trace material, and the number of layers and thermal vias. If a four layer board is used with maximum vias from the IC center to the heat dissipating copper layers, values of  $\theta_{J-A}$  which can be obtained are approximately 60 $^\circ\text{C}/\text{W}$  for the PSOP-8 and 40 $^\circ\text{C}/\text{W}$  for the LLP-8 package. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown.

**Note 4:** If used in a dual-supply system where the regulator load is returned to a negative supply, the LP3879 output must be diode-clamped to ground.


**Note 5:** The output PNP structure contains a diode between the  $V_{IN}$  and  $V_{OUT}$  terminals that is normally reverse-biased. Forcing the output above the input will turn on this diode and may induce a latch-up mode which can damage the part (see Application Hints).

**Note 6:** Limits are guaranteed through testing, statistical correlation, or design.

**Note 7:** Typical numbers represent the most likely norm for 25 $^\circ\text{C}$  operation.


**Typical Performance Characteristics** Unless otherwise specified:  $V_{IN} = 3.3V$ ,  $V_{OUT} = 1V$ ,  $I_L = 1\text{ mA}$ ,  $C_{IN} = 4.7\ \mu F$ ,  $C_{OUT} = 10\ \mu F$ ,  $V_{S/D} = 2V$ ,  $C_{BYP} = 10\text{ nF}$ ,  $T_J = 25^\circ C$ .

**$I_{GND}$  vs Temperature**




20161320

**Minimum  $V_{IN}$  Over Temperature**




20161321

**$I_{GND}$  vs  $I_{Load}$**




20161322

**$V_{OUT}$  vs Temperature**




20161359

**$V_{OUT}$  vs Temperature**



20161328


**Ripple Rejection**



20161354


**Typical Performance Characteristics** Unless otherwise specified:  $V_{IN} = 3.3V$ ,  $V_{OUT} = 1V$ ,  $I_L = 1\text{ mA}$ ,  $C_{IN} = 4.7\ \mu F$ ,  $C_{OUT} = 10\ \mu F$ ,  $V_{SD} = 2V$ ,  $C_{BYP} = 10\ \text{nF}$ ,  $T_J = 25^\circ C$ . (Continued)

**Ripple Rejection**




20161358

**Line Transient Response**




20161331

**Line Transient Response**




20161333

**Line Transient Response**




20161332

**Line Transient Response**




20161335

**Line Transient Response**




20161336


**Typical Performance Characteristics** Unless otherwise specified:  $V_{IN} = 3.3V$ ,  $V_{OUT} = 1V$ ,  $I_L = 1\text{ mA}$ ,  $C_{IN} = 4.7\text{ }\mu\text{F}$ ,  $C_{OUT} = 10\text{ }\mu\text{F}$ ,  $V_{S/D} = 2V$ ,  $C_{BYP} = 10\text{ nF}$ ,  $T_J = 25^\circ\text{C}$ . (Continued)




20161334



20161345




20161343



20161355

## Block Diagram



20161301

## Application Information

### PACKAGE INFORMATION

The LP3879 is offered in the 8 lead PSOP or LLP surface mount packages to allow for increased power dissipation compared to the SO-8 and Mini SO-8.

### EXTERNAL CAPACITORS

Like any low-dropout regulator, the LP3879 requires external capacitors for regulator stability. These capacitors must be correctly selected for good performance.

**INPUT CAPACITOR:** A capacitor whose value is at least 4.7  $\mu\text{F}$  ( $\pm 20\%$ ) is required between the LP3879 input and ground. A good quality X5R / X7R ceramic capacitor should be used.


Capacitor tolerance and temperature variation must be considered when selecting a capacitor (see **Capacitor Characteristics** section) to assure the minimum requirement of input capacitance is met over all operating conditions.

The input capacitor must be located not more than 0.5" from the input pin and returned to a clean analog ground. Any good quality ceramic or tantalum capacitor may be used, assuming the minimum input capacitance requirement is met.

**OUTPUT CAPACITOR:** The LP3879 requires a ceramic output capacitor whose size is at least 10  $\mu\text{F}$  ( $\pm 20\%$ ). A good quality X5R / X7R ceramic capacitor should be used. Capacitance tolerance and temperature characteristics must be considered when selecting an output capacitor.

The LP3879 is designed specifically to work with ceramic output capacitors, utilizing circuitry which allows the regulator to be stable across the entire range of output current with an ultra low ESR output capacitor.

The output capacitor selected must meet the requirement for minimum amount of capacitance and also have an ESR (equivalent series resistance) value which is within the stable range. A curve is provided which shows the stable ESR range as a function of load current (see *Figure 1*).



20161338

**FIGURE 1. Stable Region For Output Capacitor ESR**

**Important:** The output capacitor must maintain its ESR within the stable region *over the full operating temperature range of the application* to assure stability.

The output capacitor ESR forms a zero which is required to add phase lead near the loop gain crossover frequency, typically in the range of 50kHz to 200 kHz. The ESR at lower frequencies is of no importance. Some capacitor manufacturers list ESR at low frequencies only, and some give a formula for Dissipation Factor which can be used to calculate a value for a term referred to as ESR. However, since the DF formula is usually at a much lower frequency than the range listed above, it will give an unrealistically high value. If good quality X5R or X7R ceramic capacitors are used, the actual ESR in the 50 kHz to 200 kHz range will not exceed 25 milli Ohms. If these are used as output capacitors for the LP3879, the regulator stability requirements are satisfied.

It is important to remember that capacitor tolerance and variation with temperature must be taken into consideration



## Application Information (Continued)

when selecting an output capacitor so that the minimum required amount of output capacitance is provided over the full operating temperature range. (See Capacitor Characteristics section).

The output capacitor must be located not more than 0.5" from the output pin and returned to a clean analog ground.

**NOISE BYPASS CAPACITOR:** The 10 nF capacitor on the Bypass pin significantly reduces noise on the regulator output and is required for loop stability. However, the capacitor is connected directly to a high-impedance circuit in the band-gap reference.

Because this circuit has only a few microamperes flowing in it, any significant loading on this node will cause a change in the regulated output voltage. For this reason, DC leakage current through the noise bypass capacitor must never exceed 100 nA, and should be kept as low as possible for best output voltage accuracy.

The types of capacitors best suited for the noise bypass capacitor are ceramic and film. High-quality ceramic capacitors with either NPO or COG dielectric typically have very low leakage. 10 nF polypropylene and polycarbonate film capacitors are available in small surface-mount packages and typically have extremely low leakage current.

### CAPACITOR CHARACTERISTICS

**CERAMIC:** The LP3879 was designed to work with ceramic capacitors on the output to take advantage of the benefits they offer: for capacitance values in the 10  $\mu$ F range, ceramics are the least expensive and also have the lowest ESR values (which makes them best for eliminating high-frequency noise). The ESR of a typical 10  $\mu$ F ceramic capacitor is in the range of 5 m $\Omega$  to 10 m $\Omega$ , which meets the ESR limits required for stability by the LP3879.

One disadvantage of ceramic capacitors is that their capacitance can vary with temperature. Many large value ceramic capacitors ( $\geq 2.2 \mu$ F) are manufactured with the Z5U or Y5V

temperature characteristic, which results in the capacitance dropping by more than 50% as the temperature goes from 25°C to 85°C.

Another significant problem with Z5U and Y5V dielectric devices is that the capacitance drops severely with applied voltage. A typical Z5U or Y5V capacitor can lose 60% of its rated capacitance with half of the rated voltage applied to it.

**For these reasons, X7R and X5R type ceramic capacitors must be used on the input and output of the LP3879.**

### SHUTDOWN INPUT OPERATION

The LP3879 is shut off by pulling the Shutdown input low, and turned on by pulling it high. If this feature is not to be used, the Shutdown input should be tied to  $V_{IN}$  to keep the regulator output on at all times.

To assure proper operation, the signal source used to drive the Shutdown input must be able to swing above and below the specified turn-on/turn-off voltage thresholds listed in the Electrical Characteristics section under  $V_{ON/OFF}$ .

### REVERSE INPUT-OUTPUT VOLTAGE

The PNP power transistor used as the pass element in the LP3879 has an inherent diode connected between the regulator output and input.


During normal operation (where the input voltage is higher than the output) this diode is reverse-biased.

However, if the output is pulled above the input, this diode will turn ON and current will flow into the regulator output.


In such cases, a parasitic SCR can latch which will allow a high current to flow into  $V_{IN}$  (and out the ground pin), which can damage the part.

In any application where the output may be pulled above the input, an external Schottky diode must be connected from  $V_{IN}$  to  $V_{OUT}$  (cathode on  $V_{IN}$ , anode on  $V_{OUT}$ ), to limit the reverse voltage across the LP3879 to 0.3V (see Absolute Maximum Ratings).




**Physical Dimensions** inches (millimeters) unless otherwise noted



**RECOMMENDED LAND PATTERN**




**DIMENSIONS ARE IN MILLIMETERS**  
DIMENSIONS IN ( ) FOR REFERENCE ONLY




SDC08A (Rev A)



**8 Lead LLP Surface Mount Package**  
**NS Package Number SDC08A**



**CONTROLLING DIMENSION IS INCH**  
**VALUES IN [ ] ARE MILLIMETERS**  
DIMENSIONS IN ( ) FOR REFERENCE ONLY



**RECOMMENDED LAND PATTERN**



MRA08A (Rev C)

**8-Lead PSOP Package (PSOP-8)**  
**NS Package Number MRA08A**

## Notes

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.  
 For the most current product information visit us at [www.national.com](http://www.national.com).

### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- |  |   |
|--|---|
| <p>1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.</p> | <p>2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.</p> |
|--|---|

### BANNED SUBSTANCE COMPLIANCE

National Semiconductor follows the provisions of the Product Stewardship Guide for Customers (CSP-9-111C2) and Banned Substances and Materials of Interest Specification (CSP-9-111S2) for regulatory environmental compliance. Details may be found at: [www.national.com/quality/green](http://www.national.com/quality/green).

Lead free products are RoHS compliant.



**National Semiconductor**  
**Americas Customer**  
**Support Center**  
 Email: [new.feedback@nsc.com](mailto:new.feedback@nsc.com)  
 Tel: 1-800-272-9959

**National Semiconductor**  
**Europe Customer Support Center**  
 Fax: +49 (0) 180-530 85 86  
 Email: [europe.support@nsc.com](mailto:europe.support@nsc.com)  
 Deutsch Tel: +49 (0) 69 9508 6208  
 English Tel: +44 (0) 870 24 0 2171  
 Français Tel: +33 (0) 1 41 91 8790

**National Semiconductor**  
**Asia Pacific Customer**  
**Support Center**  
 Email: [ap.support@nsc.com](mailto:ap.support@nsc.com)

**National Semiconductor**  
**Japan Customer Support Center**  
 Fax: 81-3-5639-7507  
 Email: [jpn.feedback@nsc.com](mailto:jpn.feedback@nsc.com)  
 Tel: 81-3-5639-7560